

32K x 8 LOW POWER CMOS STATIC RAM

MARCH 2004

FEATURES

• High-speed access time: 20 ns

• Low active power: 200 mW (typical)

Low standby power:
 250 µW (typical) CMOS standby

Fully static operation: no clock or refresh required

TTL compatible inputs and outputs

Single 5V power supply

• Temperature Offerings:

Option A1: -40°C to +85°C Option A2: -40°C to +105°C Option A3: -40°C to +125°C

DESCRIPTION


The *ISSI* IS65C256 is a low power, 32,768 word by 8-bit CMOS static RAM. It is fabricated using *ISSI*'s high-performance, low power CMOS technology.

When CS is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 μ W (typical) at CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Select (CS) input and an active LOW Output Enable (OE) input. The active LOW Write Enable (WE) controls both writing and reading of the memory.

The IS65C256 is Packaged in the JEDEC Standard 28-Pin SOP and 28-Pin TSOP (Type I).

FUNCTIONAL BLOCK DIAGRAM




Copyright © 2004 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




PIN CONFIGURATION

32-Pin SOP



PIN CONFIGURATION

32-Pin TSOP (Type 1)



PIN DESCRIPTIONS

A0-A14	Address Inputs
CS	Chip Select Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
VDD	Power
GND	Ground

TRUTH TABLE

Mode	WE	<u>CS</u>	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Χ	Н	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	High-Z	Icc1, Icc2
Read	Н	L	L	D оит	Icc1, Icc2
Write	L	L	Χ	DIN	Icc1, Icc2

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
TBIAS	Temperature Under Bias	-55 to +125	°C	
Тѕтс	Storage Temperature	-65 to +150	°C	
PT	Power Dissipation	0.5	W	
Іоит	DC Output Current (LOW)	20	mA	

^{1.} Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



OPERATING RANGE

Range	Ambient Temperature	V DD
A1	-40°C to +85°C	5V ± 10%
A2	–40°C to +105°C	5V ± 10%
A3	-40°C to +125°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IoL = 2.1 mA	_	0.4	V
VIH	Input HIGH Voltage		2.2	VDD + 0.5	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
lu	Input Leakage	GND ≤ VIN ≤ VDD	–10	10	μΑ
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-10	10	μA

Note:

POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)

					-20 ns	;		
Symbol	Parameter	Test Conditions		Min.	typ ⁽²⁾	Max.	Unit	
lcc1	V _{DD} Operating	VDD = Max., $\overline{\text{CS}}$ = VIL	A1	_		40	mA	
	Supply Current	IOUT = 0 mA, f = 0	A2	_		50		
			A3	_		60		
Icc2	VDD Dynamic Operating	VDD = Max., \overline{CS} = VIL	A1	_	25	95	mA	
	Supply Current	IOUT = 0 mA, f = fMAX	A2	_	25	105		
			A3	_	25	115		
Isb1	TTL Standby Current	VDD = Max.,	A1	_		5	mA	
	(TTL Inputs)	VIN = VIH or VIL	A2	_		10		
	, ,	$\overline{CS} = V_{IH}, f = 0$	A3	_		10		
ISB2	CMOS Standby	VDD = Max.,	A1	_		0.5	mA	
	Current (CMOS Inputs)	$\overline{CS} \ge V_{DD} - 0.2V$,	A2	_		1.0		
		$V_{IN} \ge V_{DD} - 0.2V$, or $V_{IN} \le 0.2V$, $f = 0$	A3	_		1.5		

^{1.} $V_{IL} = -3.0V$ for pulse width less than 10 ns.

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. 2. Typical values are measured at VDD = 5V, TA = 25°C, tAA = 70 ns, and not 100% tested.



CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	8	pF	
Соит	Output Capacitance	Vout = 0V	10	pF	

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $TA = 25^{\circ}C$, f = 1 MHz, VDD = 5.0V.

DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Conditions	Options	Min.	typ (1)	Max.	Units
V DR	VDD for retention of data			2.0		_	V
I DR1	Data retention current	VDR = 3.0V	A1	_	50	150	μA
IDR2	Data retention current	VDR = 3.0V	A2	_	50	300	μA
IDR3	Data retention current	VDR = 3.0V	А3	_	50	500	μA

Note:

2. Typical values are measured at VDD = 3V, TA = 25°C, and not 100% tested.

READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)

	-20 ns					
Symbol	Parameter	Min.	Max.	Unit		
t RC	Read Cycle Time	20	_	ns		
t AA	Address Access Time	_	20	ns		
t oha	Output Hold Time	3	_	ns		
tacs	CS Access Time	_	20	ns		
t DOE	OE Access Time	_	8	ns		
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	ns		
thzoe(2)	OE to High-Z Output	0	9	ns		
tLZCS ⁽²⁾	CS to Low-Z Output	3	_	ns		
thzcs(2)	CS to High-Z Output	0	9	ns		
t PU ⁽³⁾	CS to Power-Up	0	_	ns		
t PD ⁽³⁾	CS to Power-Down	_	18	ns		

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.



AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1.





Figure 2.


AC WAVEFORMS

READ CYCLE NO. 1^(1,2)





READ CYCLE NO. 2(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CS} = VIL$.
- 3. Address is valid prior to or coincident with \overline{CS} LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)


-20 ns						
Symbol	Parameter	Min.	Max.	Unit		
twc	Write Cycle Time	20	_	ns		
tscs	CS to Write End	13	_	ns		
taw	Address Setup Time to Write End	15	_	ns		
t ha	Address Hold from Write End	1	_	ns		
t sa	Address Setup Time	0	_	ns		
tpwe ⁽⁴⁾	WE Pulse Width	13	_	ns		
t sd	Data Setup to Write End	10	_	ns		
tho	Data Hold from Write End	0	_	ns		

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- The internal write time is defined by the overlap of CS LOW and WE LOW. All signals must be in valid states to initiate a Write, but
 any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of
 the signal that terminates the write.
- 4. Tested with OE HIGH.




AC WAVEFORMS

WRITE CYCLE NO. 1 (CS Controlled, OE is HIGH or LOW) (1)




WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



- 1. The internal write time is defined by the overlap of $\overline{\text{CS}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} = V_{IH}$.



WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



- 1. The internal write time is defined by the overlap of $\overline{\text{CS}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 2. I/O will assume the High-Z state if $\overline{OE} = V_{IH}$.



ORDERING INFORMATION

Temperature Range (A1): -40°C to +85°C

Speed (ns)	Order Part No.	Package	
20	IS65C256-20TA1	TSOP	


Temperature Range (A2): -40°C to +105°C

Speed (ns)	Order Part No.	Package	
20	IS65C256-20TA2	TSOP	
	IS65C256-20UA2	PlasticSOP	

Temperature Range (A3): -40°C to +125°C

Speed(ns)	Order Part No.	Package	
20	IS65C256-20TA3	TSOP	
	IS65C256-20UA3	PlasticSOP	

Plastic TSOP - 28-pins Package Code: T (Type I)



Plastic TSOP (T—Type I)					
	Millimeters		In	Inches	
Symbol	Min	Max	Min	Max	
Ref. Std.					
No. Leads			28		
Α	1.00	1.20	0.037	0.047	
A1	0.05	0.20	0.002	0.008	
В	0.16	0.27	0.006	0.011	
С	0.10	0.20	0.004	0.008	
D	7.90	8.10	0.308	0.316	
E	11.70	11.90	0.456	0.465	
Н	13.20	13.60	0.515	0.531	
е	0.55	BSC	0.02	2 BSC	
L	0.30	0.70	0.011	0.027	
α	0°	5°	0°	5°	


- Controlling dimension: millimeters, unless otherwise specified.
 BSC = Basic lead spacing between centers.
 Dimensions D and E do not include mold flash protrusions and should be measured from the bottom of the package.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.


PACKAGING INFORMATION



330-mil Plastic SOP

Package Code: U (28-pin)





	MILLIMETERS		INCHES			
Sym.	Min.	Max.	Min.	Max.		
No. Leads 28			2	28		
A	_	2.84	_	0.112		
A1	0.10	_	0.004	_		
В	0.36	0.51	0.014	0.020		
С	0.25	_	0.010	_		
D	17.98	18.24	0.708	0.718		
E	11.51	12.12	0.453	0.477		
E1	8.28	8.53	0.326	0.336		
е	1.27 BSC		0.050 BSC			
h	0.30	0.51	0.012	0.020		
L	0.71	1.14	0.028	0.045		
α	0°	8°	0°	8°		
S	0.58	1.19	0.023	0.047		

Notes:

- 1. Controlling dimension: inches, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.