# High Speed, Combi-Sense™ Synchronous MOSFET Driver

## POWER MANAGEMENT

### Description

The SC1211 is a high speed, Combi-Sense™, dual output driver designed to drive high-side and low-side MOSFETs in a synchronous Buck converter. These drivers combined with Combi-Sense PWM controllers, such as Semtech SC2643VX or SC2643, provide a cost effective multi-phase voltage regulator for advanced microprocessors.

The Combi-Sense<sup>TM</sup> is a technique to sense the inductor current for peak current mode control of voltage regulator without using sensing resistor. It provides the following advantages:

- No costly precision sensing resistor
- Lossless current sensing
- High level noise free signal
- Fast response
- Suitable for wide range of duty cycle
- Only two small signal components (third optional)

The detailed explanation of the technique can be found in the Applications Information section.

A 30ns max propagation delay from input transition to the gate of the power FET's guarantees operation at high switching frequencies. Internal overlap protection circuit prevents shoot-through from Vin to PGND in the main and synchronous MOSFETs. The adaptive overlap protection circuit ensures the bottom FET does not turn on until the top FET source has reached 1V, to prevent cross-conduction.

8.5V gate drive provides optimum enhancement of MOSFETs at minimum driver and MOSFET switching loss. High current drive capability allows fast switching, thus reducing switching losses at high (up to 1.5MHz) frequencies without causing thermal stress on the driver.

Under-voltage-lockout and over-temperature shutdown features are included for proper and safe operation. Timed latches and improved robustness are built into the housekeeping functions such as the Under Voltage Lockout and adaptive Shoot-through protection circuitry to prevent false triggering and to assure safe operation. The SC1211 is offered in a Power SOIC-8L package.

#### **Features**


- High efficiency
- +12V supply voltage with internal LDO for optimum gate drive
- High peak drive current
- Adaptive non-overlapping gate drives provide shoot-through protection
- ◆ Support Combi-Sense<sup>™</sup> and VID-on-fly operations
- Fast rise and fall times (15ns typical with 3000pf load)
- ◆ Ultra-low (<30ns) propagation delay (BG going low)
- Floating top gate drive
- Crowbar function for over voltage protection
- High frequency (to 1.5 MHz) operation allows use of small inductors and low cost ceramic capacitors
- Under-voltage-lockout
- Low quiescent current

## **Applications**

- ◆ Intel Pentium® processor power supplies
- ◆ AMD Athlon<sup>™</sup> and AMD-K8<sup>™</sup> processor power supplies
- ◆ High current low voltage DC-DC converters



## Typical Application Circuit





## Absolute Maximum Ratings

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.

Parameter	Symbol	Conditions	Maximum	Units
V <sub>I N</sub> Supply Voltage	V <sub>IN</sub>		16	V
BST to DRN	V <sub>BST-DRN</sub>		11	V
TG to DRN	V <sub>TG-DRN</sub>		-0.3 to 11	V
TG to DRN Pulse	V <sub>TG-DRN-PULSE</sub>	$V_{PEAK}$ , $t_{PULSE}$ < 20ns $^{(2)}$	-2	V
BST to PGND	V <sub>BST-PGND</sub>		40	V
BST to PGND Pulse	V <sub>BST-GND-PULSE</sub>	t <sub>PULSE</sub> < 100ns	45	V
DRN to PGND	V <sub>DRN-PGND</sub>		-2 to 30	V
DRN to PGND Pulse		V <sub>PEAK</sub> , t <sub>PULSE</sub> < 200ns (2)	-5 to 35	V
DRIV to FGIND Pulse	V <sub>DRN-PGND-PULSE</sub>	V <sub>PEAK</sub> , t <sub>PULSE</sub> < 20ns (2)	-V <sub>REG</sub> to 35	V
BG to PGND	$V_{BG-PGND}$		-0.3 to 11	V
BG to PGND Pulse	V <sub>BG-PGND-PULSE</sub>	V <sub>PEAK</sub> , t <sub>PULSE</sub> < 20ns (2)	-3.5	V
VREG to PGND	V <sub>REG-PGND</sub>		11	V
VPN to PGND	V <sub>PN</sub>		16	V
VPN to PGND Pulse	V <sub>PN-PULSE</sub>	t <sub>PULSE</sub> < 100ns	20	V
PWM Input	СО		-0.3 to 8.5	V
Continuous Power Dissipation	P <sub>D</sub>	T <sub>A</sub> = 25°C, T <sub>J</sub> =125°C	2.56	W
Thermal Resistance Junction to Case	$\theta_{ extsf{JC}}$		8	°C/W
Junction Temperature Range	T <sub>J</sub>		0 to +150	°C
Storage Temperature Range	T <sub>STG</sub>		-65 to +150	°C
Lead Temperature (Soldering) 10 Sec.	T <sub>LEAD</sub>		300	°C

NOTE: (1). This device is ESD sensitive. Use of standard ESD handling precautions is required.

(2). Pulse width measured from 50% to 50% of peak voltage VPEAK.

## **Electrical Characteristics**

Unless specified:  $T_A = 25$ °C;  $V_{IN} = 12V$ ;  $V_{REG} = 8.5V$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Units			
Power Supply									
Supply Voltage	V <sub>IN</sub>		9	12	15	V			
Quiescent Current, Operating	lq_op			3.0		mA			
Under Voltage Lockout	Under Voltage Lockout								
Start Threshold of V <sub>REG</sub> Voltage	V <sub>REG_START</sub>			4	4.3	V			
Hysteresis	Vhys			160		mV			
Internal LDO									
LDO Output	$V_{REG}$	V <sub>IN</sub> = 9V to 15V		8.5		V			
Drop Out Voltage	$V_{\tiny DROP}$	V <sub>IN</sub> = 5V to 8.8V		0.3		V			



# Electrical Characteristics (Cont.)

Unless specified:  $T_A = 25^{\circ}C$ ;  $V_{IN} = 12V$ ;  $V_{REG} = 8.5V$ 


Parameter	Symbol	Conditions	Min	Тур	Max	Units
со	1		1	'		•
Logic High Input Voltage	V <sub>CO_H</sub>		2.0			V
Logic Low Input Voltage	V <sub>co_L</sub>				0.8	V
Thermal Shutdown						
Over Temperature Trip Point	T <sub>OTP</sub>			155		°C
Hysteresis	T <sub>HYST</sub>			10		°C
High Side Driver (TG)						
Outrot loss adams	R <sub>SRC_TG</sub>	)/ )/ 0.51/		1.5	3.0	Ω
Output Impedance	R <sub>SINK_TG</sub>	$V_{BST} - V_{DRN} = 8.5V$		1.0	2.0	
Rise Time	t <sub>R_TG</sub>	$CL = 3.3nF, V_{BST} - V_{DRN} = 8.5V$		15		ns
Fall Time	t <sub>F_TG</sub>	$CL = 3.3nF, V_{BST} - V_{DRN} = 8.5V$		10		ns
Propagation Delay, TG Going High	t <sub>PDH_TG</sub>	$V_{BST} - V_{DRN} = 8.5V$		37		ns
Propagation Delay, TG Going Low	t <sub>PDL_TG</sub>	$V_{BST} - V_{DRN} = 8.5V$		30		ns
Low-Side Driver (BG)						
Output Impedance	R <sub>SRC_BG</sub>	\/ - 9.5\/		1.5	3.0	Ω
Output impedance	R <sub>SINK_BG</sub>	$V_{REG} = 8.5V$		1.5	3.0	
Rise Time	t <sub>R_BG</sub>	$CL = 3.3nF, V_{REG} = 8.5V$		10		ns
Fall Time	t <sub>F_BG</sub>	$CL = 3.3nF, V_{REG} = 8.5V$		10		ns
Propagation Delay, BG Going High	t <sub>PDH_BG</sub>	$V_{REG} = 8.5V$		20		ns
Propagation Delay, BG Going Low	t <sub>PDL_BG</sub>	V <sub>REG</sub> = 8.5V		27		ns
BG Minimum Off-time (1)	t <sub>OFF_BG</sub>			75		ns
Under-Voltage-Lockout Time Delay	•		•			
V <sub>REG</sub> ramping up	t <sub>PDH_UVLO</sub>			2		μs
V <sub>REG</sub> ramping down	t <sub>PDL_UVLO</sub>			2		μs

### NOTE:

(1) Guaranteed by design.



# Timing Diagrams





### Pin Configuration Top View DRN 8 BG TG 2 7 **VREG** 3 6 BST [ VIN CO **VPN** 5 4 EXPOSED PAD MUST BE SOLDERED TO POWER GROUND PLANE (Power SOIC-8)

Ordering Information						
Device (1) Package Temp Range (T						
SC1211STR	EDP SO-8	0° to 125°C				

#### Note:


(1) Only available in tape and reel packaging. A reel contains 2500 devices.

# Pin Descriptions

Pin #	Pin Name	Pin Function						
1	DRN	The power phase node (or switching node) of the synchronous buck converter. This pin can be subjected to a negative spike up to $-V_{REG}$ relative to PGND without affecting operation.						
2	2 TG Output gate drive for the switching (top) MOSFET.							
3	BST	Bootstrap pin. A capacitor is connected between BST and DRN pins to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically 1µF (ceramic).						
4	СО	Logic level PWM input signal to the SC1211 supplied by external controller. An internal 50kohm resistor is connected from this pin to PGND.						
5	VPN	Virtual Phase Node. Connect an RC between this pin and the output sense point to Enable Combi-Sense ™ operation. See the Typical Application Circuit.						
6	VIN	Supply power for LDO and the internal Combi-Sense ™ circuitry. Connect to input power rail of the converter.						
7	VREG	LDO output. Decouple with 1µF to 4.7µF (ceramic) with lead length no more than 0.2" (5mm).						
8	BG	Output gate drive for the synchronous (bottom) MOSFET.						
PAD	PGND	Ground. Keep this pin close to the synchronous MOSFETs source.						



# Block Diagram





## **Applications Information**

#### THEORY OF OPERATION

The SC1211 is a high speed, Combi-Sense<sup>™</sup>, dual output driver designed to drive top and bottom MOSFETs in a synchronous Buck converter. It features adaptive delay for shoot-through protection and VID-on-Fly operation; internal LDO for optimum gate drive voltage; and Virtual Phase Node for Combi-Sense<sup>™</sup> solution. These drivers combined with PWM controller SC2643VX form a multi-phase voltage regulator for advanced microprocessors. A three-phase voltage regulator with 12V input 60A output is shown in the Typical Application Circuit section.

#### Startup and UVLO

To startup the driver, a supply voltage is applied to VIN pin of the SC1211. The top and bottom gates are held low until VIN exceeds UVLO threshold of the driver, typically 4.0V. Then the top gate remains low and the bottom gate is pulled high to turn on the bottom FET. Once VIN exceeds UVLO threshold of the PWM controller, typically 7.5V, the soft-start begins and the PWM signal takes fully control of the gate transitions.

#### Gate Transition and Shoot through Protection

Refer to the Timing Diagrams section, the rising edge of the PWM input initiates the bottom FET turn-off and the top FET turn-on. After a short propagation delay (tpdl\_BG), the bottom gate begins to fall (tf\_BG). An adaptive circuit in the SC1211 monitors the bottom gate voltage to drop below 1.4V. Then after a preset delay time (tpdh\_TG) is expired, the top gate turns on. The delay time is set to be 20ns typically. This prevents the top FET from turning on until the bottom FET is off. During the transition, the inductor current is freewheeling through the body diode of either bottom FET or top FET, upon the direction of the inductor current. The phase node could be low (ground) or high (VIN).

The falling edge of the PWM input controls the top FET turn-off and the bottom FET turn-on. After a short propagation delay (tpdl\_Tg), the top gate begins to fall (tf\_Tg). As the inductor current is commutated from the top FET to the body diode of the bottom FET, the phase node begins to fall. The adaptive circuit in the SC1211 detects the phase node voltage. It holds the bottom FET off until the phase node voltage has dropped below 1.0V. This prevents the top and bottom FETs from conducting

simultaneously or shoot-through.

#### Minimum Off-Time for Bottom Gate

During a load transient of the voltage regulator, the PWM controller could generate a very narrow pulse for the driver SC1211. The pulse is so narrow that it reaches the rising edge threshold of the SC1211 at one point then immediately falls below the falling edge threshold. To response such a PWM input, the bottom gate of the SC1211 has to pull down and pull up almost simultaneously, resulting in a voltage spike at the BG pin. The spike could exceed the gate voltage rating and damage the gate. To prevent such fast gate transition, a minimum off-time (typically 75ns) for the bottom gate is designed in the SC1211. When the PWM input reaches the rising edge threshold of the SC1211, the bottom gate pulls low and will stay low for the minimum off-time no matter what the PWM input at the CO pin is.

#### **VID-on-Fly Operation**


Certain new processors have required to changing the VID dynamically during the operation, or refered as VID-on-Fly operation. A VID-on-Fly can occur under light load or heavy load conditions. At light load, it could force the converter to sink current. Upon turn-off of the top FET, the reversed inductor current has to be freewheeling through the body diode of the top FET instead of the bottom FET. As a result, the phase node voltage remains high. The SC1211 incorporates the ability by pulling the bottom gate to high internally, which over rides the adaptive circuit and turns the bottom FET on. The delay time from the PWM falling egde to the bottom gate turn-on is set at 200ns typically.

#### Virtual Phase Node for Combi-Sense™

Peak-Current-Mode control is widely employed in multiphase voltage regulators. It features phase current balance, fast transient response, and over current protection, etc. These are essential to low-voltage high-current regulators designed for advanced microprocessors. Usually, a costly current sensing resistor is required to obtain the output inductor current information for the peak current control. The Combi-Sense technique featured by the SC1211 is an approach to sense inductor current without using sensing resistor.



### Applications Information (Cont.)



The above circuit shows the concept of Combi-Sense<sup>TM</sup> technique. An internal totem pole (Qcst, Qcsb) generates a VPN (Virtual Phase Node) signal. This VPN follows the DRN (or the Power Phase Node) with the same timing. A RC network (Rcs and Ccs) is connected between VPN and Vout. During Q1 turn-on, Qcst turns on as well. The voltage drop across Q1 and Lo charges Ccs. During Q2 turn-on, Qcsb turns on as well. The voltage drop across Q2 and Lo discharges Ccs. Both voltage drops are proportional to the inductor current and a resistance equal to FET's Rdson plus ESR of the inductor. If the time constant Rcs x Ccs is close to the Lo/Ro of the inductor, where Ro is given by

$$Ro = R_{inductor} + R_{dson\_hs} * D + R_{dson\_ls} * (1 - D)$$

the signal developed across Ccs will be proportional to the inductor current, where Ro is the equivalent current sensing resistance. In the above equation, Rinductor is ESR of the inductor, Rdson\_hs and Rdson\_ls are the top and bottom FET's Rdson, and D is the duty cycle of the converter.

Since a perfect timing match down to the nanosecond is impossible, the VPN totem pole is held in tri-state during the communitations of DRN in the SC1211. This avoids errors and offset on the current detection which can be significant since the timing mismatch is multiplied by the input voltage. An optional capacitor between VPN and DRN allows these two nodes to be AC coupled during the tri-state window, hence yields a perfect timing match.

Refer to Semtech SC2643VX Combi-Sense $^{\text{TM}}$  Current Mode Controller about the details of the Combi-Sense technique.

#### Optimized Gate Drive Voltage

With the supply voltage in between 9V to 16V, an internal LDO is designed with the SC1211 to bring the voltage to a lower level for gate drive. An external Ceramic capacitor(1uF to 4.7uF) connected in between Vreg to ground is needed to support the LDO. The LDO output is connected to low gate drive internally, and has to be connected to high gate drive through an external bootstrap circuit. The LDO output voltage is set at 8.5V. The manufacture data and bench tested results show that, for low Rdson FETs run at applied load current, the optimum gate drive voltage is around 8.5V, where the total power losses of power FETs, including conduction loss and switching loss, are minimized.

#### Thermal Shut Down

The SC1211 will shut down by pulling both driver outputs low if its junction temperature, T<sub>j</sub>, exceeds 155°C.

#### **COMPONENT SELECTION**

#### Switching Frequency, Inductor and MOSFETs

The SC1211 is capable of providing up to 3.5A peak drive current, and operating up to 1.5MHz PWM frequency without causing thermal stress on the driver. The selection of switching frequency, together with inductor and FETs is a trade-off between the cost, size, and thermal management of a multi-phase voltage regulator. In modern microprocessor applications, these parameters could be in the range of:

Switching Frequency 100kHz to 500kHz per phase Inductor Value 0.2uH to 2uH

FETs 4m-ohm to 20m-ohm Rdson

20nC to 100nC total gate charge

#### **Bootstrap Circuit**

The SC1211 uses an external bootstrap circuit to provide a voltage for the top FET drive. This voltage, referring to the Phase Node, is held up by a bootstrap capaci-



### Applications Information (Cont.)

tor. The capacitor value can be calculated based on the total gate charge of the top FET, QTOP, and an allowed voltage ripple on the capacitor,  $\Delta VBST$ , in one PWM cycle:

CBST > QTOP/ $\Delta$ VBST

Typically, it is recommended to use a 1uF ceramic capacitor with 25V rating and a commonly available diode IN4148 for the bootstrap circuit. In addition, a small resistor (one ohm) has to be added in between DRN of the SC1211 and the Phase Node. The resistor is used to allievate the stress of the SC1211 from exposing to the negative spike at the Phase node. A negative spike could occur at the Phase Node during the top FET turn-off due to parasitic inductance in the switching loop. The spike could be minimized with a careful PCB layout. In those applications with TO-220 package FETs, it is recommended to use a clamping diode on the DRN pin to mitigate the impact of the excessive phase node negative spike.

#### Filters for Supply Power

For VREG pin of the SC1211, it is recommended to use a 1uF to 4.7uF, 25V rating ceramic capacitor for decoupling.

#### LAYOUT GUIDELINES

The switching regulator is a high di/dt power circuit. Its Printed Circuit Board (PCB) layout is critical. A good layout can achieve an optimum circuit performance while minimized the component stress, resulting in better system reliability. For a multi-phase voltage regulator, the SC1211 driver, FETs, inductor, and supply decoupling capacitors in each phase have to be considered as a whole during PCB layout. Refer to Semtech SC2643VX/SC1211 EVB Layout Guideline.


For the SC1211 driver, the following guidelines are typically recommended during PCB layout:

- 1. Place the SC1211 close to the FETs for shortest gate drive traces and ground return paths.
- 2. Connect bypass capacitors as close as possible to decoupling pins (VREG and VIN) and PGND. The trace length of the decoupling capacitor on VREG pin should be no more than 0.2" (5mm).

3. Locate the components of the bootstrap circuit close to the SC1211.

#### SOLDERING CONSIDERATION


The exposed die pad of the SC1211 is used for ground



return and thermal release of the driver. The pad must be soldered to the ground plane that is further connected to the system ground in the inner layer through multiple vias. For better electrical and thermal performance, it is recommended to use all copper available under the driver as the ground plane, and place the vias as close as possible to the solder pad. Meanwhile, the vias have to be masked out to prevent solder leakage during reflow. The layout arrangement is detailed in the above figure, which also can be found in the "Land Pattern – Power SOIC-8" section.



# Outline Drawing - Power SOIC-8L



4	END	USER	SHOULD	VERIFY	ACTUAL	SIZE	OF	EXPOSED	THERMAL	DIE	PAD
	FOR	SPECI	FIC DEVIC	E APPL	ICATION.						

MIN MAX

4.80 4.95

3.86 4.00

5.84 6.20

0.35 | 0.51

1.42 1.68

0.25 0.41

0.19 0.25

0.41 | 0.89

BSC


1.27

.025

2.31

- 3 DIMENSION "B" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTUSIONS. INTER-LEAD FLASH AND PROTUSIONS SHALL NOT EXCEED .25 mm (.010")
- 2 DIMENSION "A" DOES NOT INCLUDE MOLD FLASH, PROTUSIONS OR GATE BURRS. MOLD FLASH, PROTUSIONS AND GATE BURRS SHALL NOT EXCEED
- □ CONTROLLING DIMENSION : MILLIMETER

# Land Pattern - Power SOIC-8



DIMENSIONS									
ЭΙΜΝ	INCH	HES	М	М	NOTE				
۱۱۷۱۳	MIN	MAX	MIN	MAX					
Α	.050	BSC	1.27	BSC					
В	.025	.030	.64	.76					
С	.095	.010	2.41	2.54					
D	.310	.320	7.87	8.13					
Ε	.200	.210	5.08	5.33					
F	.130	.135	3.30	3.43					
Н	.070	.075	1.78	1.91					

## Contact Information

Semtech Corporation Power Management Products Division 200 Flynn Rd., Camarillo, CA 93012 Phone: (805)498-2111 FAX (805)498-3804