


18A 500V N-CHANNEL MOSFET

GENERAL DESCRIPTION

SVF18NE50PN is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary F-Cell™ structure VDMOS technology. The improved planar stripe cell and the improved guard ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.



FEATURES

- 18A, 500V, $R_{DS(on)(typ)}=0.26\Omega @ V_{GS}=10V$
- Low gate charge
- Low Crss
- Fast switching
- Improved dv/dt capability

NOMENCLATURE



ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SVF18NE50PN	TO-3P	18NE50	Pb free	Tube

ABSOLUTE MAXIMUM RATINGS ($T_c=25^\circ\text{C}$ unless otherwise noted)

Characteristics		Symbol	Rating	Unit
Drain-Source Voltage		V_{DS}	500	V
Gate-Source Voltage		V_{GS}	± 30	V
Drain Current	$T_c=25^\circ\text{C}$	I_D	18.0	A
	$T_c=100^\circ\text{C}$		11.38	
Drain Current Pulsed		I_{DM}	72.0	A
Power Dissipation($T_c=25^\circ\text{C}$) -Derate above 25°C		P_D	240	W
			1.92	$\text{W}/^\circ\text{C}$
Single Pulsed Avalanche Energy (Note 1)		E_{AS}	1515	mJ
Operation Junction Temperature Range		T_J	-55~+150	$^\circ\text{C}$
Storage Temperature Range		T_{stg}	-55~+150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristics	Symbol	Rating	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.52	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_c=25^\circ\text{C}$ unless otherwise noted)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	B_{VDSS}	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	500	--	--	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=500\text{V}, V_{GS}=0\text{V}$	--	--	1.0	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 25\text{V}, V_{DS}=0\text{V}$	--	--	± 100	μA
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{GS}=V_{DS}, I_D=250\mu\text{A}$	2.0	--	4.0	V
Static Drain- Source On State Resistance	$R_{DS(\text{on})}$	$V_{GS}=10\text{V}, I_D=9.0\text{A}$	--	0.26	0.31	Ω
Input Capacitance	C_{iss}	$V_{DS}=25\text{V}, V_{GS}=0\text{V}, f=1.0\text{MHz}$	--	2265.4	--	pF
Output Capacitance	C_{oss}		--	280.2	--	
Reverse Transfer Capacitance	C_{rss}		--	10.8	--	
Turn-on Delay Time	$t_{d(\text{on})}$	$V_{DD}=250\text{V}, I_D=18.0\text{A}, R_G=25\Omega$ (Note 2,3)	--	36.64	--	ns
Turn-on Rise Time	t_r		--	60.52	--	
Turn-off Delay Time	$t_{d(\text{off})}$		--	124.60	--	
Turn-off Fall Time	t_f		--	55.44	--	
Total Gate Charge	Q_g	$V_{DS}=400\text{V}, I_D=18.0\text{A}, V_{GS}=10\text{V}$ (Note 2,3)	--	44.51	--	nC
Gate-Source Charge	Q_{gs}		--	11.59	--	
Gate-Drain Charge	Q_{gd}		--	16.09	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I_S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	18.0	A
Pulsed Source Current	I_{SM}		--	--	72.0	
Diode Forward Voltage	V_{SD}	$I_S=18.0\text{A}, V_{GS}=0\text{V}$	--	--	1.4	V
Reverse Recovery Time	T_{rr}	$I_S=18.0\text{A}, V_{GS}=0\text{V},$ $dI_F/dt=100\text{A}/\mu\text{s}$ (Note 2)	--	546.33	--	ns
Reverse Recovery Charge	Q_{rr}		--	6.16	--	μC

Notes:

1. $L=30\text{mH}, I_{AS}=10\text{A}, V_{DD}=100\text{V}, R_G=25\Omega$, starting $T_J=25^\circ\text{C}$;
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage





Figure 4. Body Diode Forward Voltage
Variation vs. Source Current and Temperature





TYPICAL CHARACTERISTICS(continued)

Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9. Max. Safe Operating Area






Figure 10. Maximum Drain Current vs. Case Temperature






TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE



Disclaimer :

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!



Silan
Microelectronics

SVF18NE50PN_Datasheet

Part No.: SVF18NE50PN

Document Type: Datasheet

Copyright: HANGZHOU SILAN MICROELECTRONICS CO.,LTD Website: <http://www.silan.com.cn>

Rev.: 1.0

Author: Yin Zi

Revision History:

1. First release
-