

GENERAL DESCRIPTION

The ME4542 is the N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.


FEATURES

- $R_{DS(ON)} \leq 25m\Omega @ V_{GS}=10V$ (N-Ch)
- $R_{DS(ON)} \leq 40m\Omega @ V_{GS}=4.5V$ (N-Ch)
- $R_{DS(ON)} \leq 35m\Omega @ V_{GS}=-10V$ (P-Ch)
- $R_{DS(ON)} \leq 58m\Omega @ V_{GS}=-4.5V$ (P-Ch)
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter
- LCD Display inverter

PIN CONFIGURATION



Absolute Maximum Ratings ($T_A=25^\circ C$ Unless Otherwise Noted)

Parameter	Symbol	N-Channel		P-Channel		Unit
		10 secs	Steady State	10 secs	Steady State	
Drain-Source Voltage	V_{DSS}	30		-30		V
Gate-Source Voltage	V_{GSS}			± 20		
Continuous Drain Current($T_J=150^\circ C$)	I_D	8	6.3	-6.9	-5.4	A
		6.4	5	-5.5	-4.3	
Pulsed Drain Current	I_{DM}	30		-30		
Maximum Power Dissipation	P_D	2.6	1.6	2.7	1.6	W
		1.67	1	1.7	1	
Operating Junction Temperature	T_J	-55 to 150				°C
Thermal Resistance-Junction to Ambient *	$R_{\theta JA}$	48	78	46	77	°C/W
Thermal Resistance-Junction to Case *	$R_{\theta JC}$	50		48		°C/W

*The device mounted on 1in2 FR4 board with 2 oz copper

N- and P-Channel 30-V (D-S) MOSFET

Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
STATIC							
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250 μA VDS=VGS, ID=-250 μA	N-Ch P-Ch	1.0 -1.0	1.5 -1.5	3.0 -3.0	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±20V	N-Ch P-Ch			±100 ±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=30V, VGS=0V VDS=-30V, VGS=0V	N-Ch P-Ch			1 -1	μA
		VDS=30V, VGS=0V, TJ=55°C VDS=-30V, VGS=0V, TJ=55°C	N-Ch P-Ch			25 -25	
ID(ON)	On-State Drain Current ^a	VDS≥5V, VGS= 10V VDS≤-5V, VGS= -10V	N-Ch P-Ch	20 -20			A
RDS(ON)	Drain-Source On-State Resistance ^a	VGS=10V, ID= 6.7A VGS=-10V, ID= -6.1A	N-Ch P-Ch		21 30	25 35	mΩ
		VGS=4.5V, ID= 5.0A VGS=-4.5V, ID= -5.0A	N-Ch P-Ch		32 48	40 58	
VSD	Diode Forward Voltage	Is=1.7A, VGS=0V Is=-1.7A, VGS=0V	N-Ch P-Ch		0.8 -0.8	1.2 -1.2	V
DYNAMIC							
Qg	Total Gate Charge	N-Channel VDS=15V, VGS=10V, ID=6.7A P-Channel VDS=-15V, VGS=-10V, ID=-6.1A	N-Ch P-Ch		12 21	15 25	nC
Qgs	Gate-Source Charge		N-Ch P-Ch		2 4		
Qgd	Gate-Drain Charge		N-Ch P-Ch		2.5 6		
Ciss	Input Capacitance	N-Channel VDS=15V, VGS=0V, f=1MHz P-Channel VDS=15V, VGS=0V, f=1MHz	N-Ch P-Ch		360 840	420 980	pF
Coss	Output Capacitance		N-Ch P-Ch		70 120		
Crss	Reverse Transfer Capacitance		N-Ch P-Ch		17 32		
Rg	Gate Resistance	VDS=0V, VGS=0V, f=1MHz	N-Ch P-Ch		0.5 5.5		Ω
td(on)	Turn-On Delay Time	N-Channel VDD=15V, RL =15Ω ID=1A, VGEN=10V, RG=6Ω	N-Ch P-Ch		9.3 32	13 41	ns
tr	Turn-On Rise Time		N-Ch P-Ch		14 13	18 17	
td(off)	Turn-Off Delay Time		N-Ch P-Ch		32 58	41 75	
tf	Turn-Off Fall Time		N-Ch P-Ch		3.2 6.8	5 9	







Notes: a. Pulse test; pulse width ≤ 300us, duty cycle≤ 2%



N- and P-Channel 30-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)






N-CHANNEL




N- and P-Channel 30-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)






N-CHANNEL



Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)








P-CHANNEL





N- and P-Channel 30-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)

P-CHANNEL



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

