


P1003BDF


N-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
30V	9.8m Ω @ $V_{GS} = 10V$	62A



TO-252



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current ²	$T_C = 25\text{ }^\circ\text{C}$	I_D	62	A
	$T_C = 100\text{ }^\circ\text{C}$		39	
Pulsed Drain Current ^{1,2}		I_{DM}	120	
Avalanche Current		I_{AS}	29	
Avalanche Energy	$L = 0.1\text{mH}$	E_{AS}	43	mJ
Power Dissipation	$T_C = 25\text{ }^\circ\text{C}$	P_D	73	W
	$T_C = 100\text{ }^\circ\text{C}$		29	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		1.7	$^\circ\text{C} / \text{W}$

¹Pulse width limited by maximum junction temperature.

²Package limitation current is 52A.

P1003BDF

N-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1	1.6	3	V
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 24V, V _{GS} = 0V			1	μA
		V _{DS} = 20V, V _{GS} = 0V, T _C = 70°C			10	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	120			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 4.5V, I _D = 15A		10.5	14	mΩ
		V _{GS} = 10V, I _D = 20A		8	9.8	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 20A		55		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz		1140		pF
Output Capacitance	C _{oss}			145		
Reverse Transfer Capacitance	C _{rss}			120		
Gate Resistance	R _G	V _{GS} = 0V, f = 1MHz		2.2		Ω
Total Gate Charge ²	Q _g	V _{DS} = 15V, V _{GS} = 10V, I _D = 20A		23		nC
Gate-Source Charge ²	Q _{gs}			5		
Gate-Drain Charge ²	Q _{gd}			6		
Turn-On Delay Time ²	t _{d(on)}	V _{DS} = 15V, I _D ≅ 20A, V _{GS} = 10V, R _{GEN} = 6Ω		12		nS
Rise Time ²	t _r			33		
Turn-Off Delay Time ²	t _{d(off)}			51		
Fall Time ²	t _f			25		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_J = 25 °C)						
Continuous Current	I _S				62	A
Forward Voltage ¹	V _{SD}	I _F = 20A, V _{GS} = 0V			1.2	V
Reverse Recovery Time	t _{rr}	I _F = 20A, dI _F /dt = 100A /μs		9.7		nS
Reverse Recovery Charge	Q _{rr}				1.5	


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.


P1003BDF

N-Channel Logic Level Enhancement Mode MOSFET


Output Characteristics




Transfer Characteristics




On-Resistance VS Temperature




Capacitance Characteristic



Gate charge Characteristics




Source-Drain Diode Forward Voltage




P1003BDF

N-Channel Logic Level Enhancement Mode MOSFET


Safe Operating Area



Single Pulse Maximum Power Dissipation



Transient Thermal Response Curve




P1003BDF

N-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

TO-252 (DPAK) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	8.9	10	10.41	J	4.8		5.64
B	2.1	2.2	2.4	K	0.15		1.1
C	0.4	0.5	0.61	L	0.4	0.76	0.89
D	0.82	1.2	1.5	M	4.2	4.58	5
E	0.4	0.5	0.61	S	4.9	5.1	5.3
F	0		0.2	T	4.6	4.75	5.44
G	5.3	6.1	6.3	U	1.4		1.78
H	0.9		1.7	V	0.55	1.25	1.7
I	6.3	6.5	6.8				



*因为各家封装模具不同而外观略有所差异，不影响电性及Layout。