


N-CHANNEL ENHANCEMENT-MODE POWER MOSFETS


- Low on-resistance
- Capable of 2.5V gate drive
- Low drive current
- Surface-mount package



BV_{DSS}	20V
$R_{DS(ON)}$	30mΩ
I_D	6A

Description

Power MOSFETs from Silicon Standard provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	20	V
V_{GS}	Gate-Source Voltage	± 12	V
$I_D @ T_A=25^\circ C$	Continuous Drain Current ³	6	A
$I_D @ T_A=70^\circ C$	Continuous Drain Current ³	4.8	A
I_{DM}	Pulsed Drain Current ^{1,2}	20	A
$P_D @ T_A=25^\circ C$	Total Power Dissipation	2	W
	Linear Derating Factor	0.016	W/°C
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max.	62.5 °C/W

Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	20	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to 25°C , $I_{\text{D}}=1\text{mA}$	-	0.1	-	$\text{V}/^\circ\text{C}$
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=6\text{A}$	-	-	30	$\text{m}\Omega$
		$V_{\text{GS}}=2.5\text{V}, I_{\text{D}}=5.2\text{A}$	-	-	45	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	0.5	-	-	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=6\text{A}$	-	15.6	-	S
I_{DSS}	Drain-Source Leakage Current ($T_j=25^\circ\text{C}$)	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	uA
	Drain-Source Leakage Current ($T_j=70^\circ\text{C}$)	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}$	-	-	25	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}= \pm 10\text{V}$	-	-	± 10	uA
Q_g	Total Gate Charge ²	$I_{\text{D}}=6\text{A}$	-	12.5	-	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=20\text{V}$	-	1	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=5\text{V}$	-	6.5	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time ²	$V_{\text{DS}}=10\text{V}$	-	5	-	ns
t_r	Rise Time	$I_{\text{D}}=1\text{A}$	-	9	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_G=3.3\Omega, V_{\text{GS}}=5\text{V}$	-	26.2	-	ns
t_f	Fall Time	$R_D=10\Omega$	-	6.8	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	355	-	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=20\text{V}$	-	190	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	85	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
I_s	Continuous Source Current (Body Diode)	$V_D=V_G=0\text{V}, V_S=1.2\text{V}$	-	-	1.7	A
I_{SM}	Pulsed Source Current (Body Diode) ¹		-	-	20	A
V_{SD}	Forward On Voltage ²	$T_j=25^\circ\text{C}, I_s=1.7\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$.
- 3.Surface mounted on FR4 board, $t \leq 10$ sec.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance vs. Gate Voltage




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Maximum Drain Current vs.
Case Temperature




Fig 6. Typical Power Dissipation




Fig 7. Maximum Safe Operating Area




Fig 8. Effective Transient Thermal Impedance




Fig 9. Gate Charge Characteristics




Fig 10. Typical Capacitance Characteristics




Fig 11. Forward Characteristic of Reverse Diode




Fig 12. Gate Threshold Voltage vs. Junction Temperature




Fig 13. Switching Time Circuit




Fig 14. Switching Time Waveform




Fig 15. Gate Charge Circuit




Fig 16. Gate Charge Waveform

Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties.